REVIEW

Epoxy resin material different uses

Wire bonding
Tape Automated bonding
Flip chip


1st level interconnection choices 1st level chip connection choices Detailed process steps for WB

Capillary Ball/Shfeh Wedge /

- Thermocompression


Reliability testing
Failure modes in WB

COB



Tape Automated Bonding [TAB]an alternative for WB.

As the "pitch" decrease, lead frames become very flimsy....



Source: "Fundamentals of MSP" –Rao Tummala

Tape Automated Bonding

Advantages over wire bonding

- 1. A smaller bonding pad
- 2. Smaller on-chip bond pitch ~100 um-125um
- 3. Decrease in quantity of Gold used
- 4. Reduction in variations in bond geometry
- 5. Increase in production rate due to "gang' bonding Single point bonding; gang bonding (bar) by thermocompression; eutectic reflow (melt) (Sn-Au)?, thermosonic; laser
- 6. Stronger and uniform inner bonding
- 7. Chip face-up bonding possible
- *Disadvantages of TAB technology include the time and cost of designing and fabricating the tape.
- *In addition, each die must have its own tape patterned for its bonding configuration.
- *For these reasons, TAB has typically been limited to high-volume production applications.

Major limitation- Only peripheral bonding possible

TAB tape materials

- conductors
 - rolled & annealed copper
 - electrodeposited copper
- dielectric
 - polyimides (DEC 3.5; MA% 2-4)
 (tradenames: Upilex and Kapton)
- Adhesive
- Plating finish (edges)
 - -tin ✓
 - -gold ~
 - -nickel & gold

Encapsulation

Epoxies and silicones are popular materials for encapsulation.

Failure

- TAB lead and solder joint failure
- TAB tape
 - ◆ Failure due to thermal cycles
 - Metal to dielectric delamination
 - ◆ Dielectric expansion
 - ◆ Moisture absorption thermal (behaviour)
 - High in polyimides than epoxies
 - * Accelerated tests as per standards themal your, 125°c/100-200....

Thanks and Courtesy: TWI UK






This video clip belongs to TWI UK; used for educational purpose only

Flip-chip bonding

The length of the electrical connection between the chip and substrate can be minimized by placing solder bumps on the die, flipping the die over, aligning the solder bumps with the contact pads [wafer bumping] on the substrate, and reflowing the solder balls in a reflow oven.





Flip chip method- Advantages


- a. Minimum length of electrical connection
- b. Ability to use the entire "area" under the die
- c. More efficient use of Silicon area
- d. SELF-ALIGNING PROPERTY (C4)-Controlled Collapsible Chip Connection

Flip chip method- Disadvantages ??


- Need to dissipate heat to environment faster
- Difficult to inspect the solder joints
- Increased thermal mismatch problems
- Wafer bumping is an expensive process









- # Only reflow process ensures self-alignment
- # Thermo-compression and Thermo-sonic bonding by using conductive adhesives; heat, pressure and ultrasonic energy; Use of flip-chip bonder equipment
- # Solder bump can be high-melting solder and bond pad on substrate can be low-melting solder
- # Use of isotropic and anisotropic conductive adhesives
- # Anisotropic conductive adhesives are getting popular



HOW ANISOTROPIC CONDUCTIVE ADHESIVE METHODOLOGY WORKS?






Flip-Chip...The Build-Up Process

- Based on High Density, Micro Via Organic Substrate
 - Also Referred To As Sequential Build-up (SBU)
 - Requires Flip-Chip Escape Route Patterns
 - Typical Package Assembly Based on a 2-layer Core and Build-Up From Each Side of Core




- i.e. (3/2/3) process equals 3 build-up layers from each core side
- Die Cost (size) Drives Use of Flip-Chip, Build-Up Process
- Layer to Layer Connections Typically Use:
 - Micro-Vias of 100um or Less (~ 50µ)
 - Special Patterns (Stagger, Staircase, etc.)
 - Core Vias Larger Than Micro Vias
 - Lines and Spaces < 35um (unductors)



Performance considerations for the 3 Chip Connection Choices

- Electrical (Performance)
 - Speed, design and testability
 - Low parasitics
- Mechanical/Thermal
 - thermal dissipation , reliability , rework, robustness
- Density
 - chip size vs. I./O interconnects
 - chip to chip spacing (MCM)
- Economics of manufacturing



Assembly consists of thin metal layers called -Ball-limiting metallurgy on the die bond pads

-Top-surface metallurgy on the substrate bond pads

Why UBM at all?

- To reduce mechanical stress caused by reflow process.
- To limit inter-diffusion of metals during soldering and after.
- To strengthen (robustness) of the joint.
- The methodology comes more with experience and defects seen with different materials.

UBM components


- •UBM is to a flip chip bump like foundation to a house
- UBM enhances self-aligning property
- •The final metal layers of most IC bond pads is Al
- •Al is not readily solderable, neither wettable nor bondable by most solders and get oxidized in air which is insulating
- •Adhesion Layer: Adhere to Al pad
- •Barrier layer: Diffusion barrier during soldering process
- Wetting layer: Good wetting of solder material
- •Oxide resistant barrier: prevents oxide formation of outermost layer


Types of Solder Bump Formation Techniques:

- Evaporation
- Electroplating
- Printing
- Stud Bumping

The result of these methods may differ in bump size and spacing ("pitch"), solder components and composition, cost, manufacturing time, equipment required, assembly temperature, and UBM.

Stud Bumping





- Create conductive gold stud bumps on die bond pads
- Connect to substrate with adhesive or ultrasonic assembly
- No UBM required
- Similar to "ball bonding"
 process used in wire bonding

COMPARISION

WIRE TAB BONDING **FLIPCHIP**

COST

Less

Moderate

Less

I/O DENSITY

Low

Moderate

High (unearmay)

HEAT

REMOVAL

Good

Good

Good?

INDUCTANCE

High

Moderate

Low

REWORK POTENTIAL Low

Low _

Moderate

Failure mechanism

- Solder Joint Fatigue
- Inter-diffusion ✓
- Creep ✓
- Corrosion √

Tutorials

1. What is the chief end-product from front-end processing in semiconductor fab?

----> FE

2. What are the activities under the head 'back-end process'?

back-end process'?

Die

Rulingine OFF


But

SSP

Assumbly

C4

3. Identify the arrowed sections:



4. Why is clean room important in semiconductor water tabrication? Define 22 m 11 m

clean room classes. Clan 1

1000 0000

5. What is CMP? When is it used?

Then . Me ch planavir ation

6. What is the mask usually made of?

glass mark

7. What is the light source for photolithography?

UV / listothamethods

8. What are the metallization methods adopted usually?

plating CVB evaporation

9. When does a die become a KGD?

Die Tek | -> KGD

10. What is die bonding?



11. Peripheral and Array bonding? Do you see any significance?





12. From QFPs to CSPs, there is increase in <u>I/O</u> density. How is this achieved?

pikh-neducing

- 13. What is SOC, SIP and SOP?

 SOC Sop on chip

 SIP Sop on padage

 SOP Sys on padage
- 14. What are first and second level interconnections?

WB 7AB FC 15. Name the three first-level interconnection choices.

TAB

WB

Fc.

16. What packages result from wire bonding process? Give some examples.

DIP SIP

OFP

17. Name two metals used for wire bonding.

An


AL

18. What are the two bonding methods in TAB?

19. What is C4 process?

Self-aligning property

20. Draw the cross-section of a flip chip attachment.



22. Name the two wire bonding tools.

Cerplany Wedge

23. How is TAB encapsulated?

epoxy

24. What is COB? What is a glob-top?

25. What is UBM? Why is it essential for a flip-chip?

Further queries on this chapter? Write to: mahesh@cedt.iisc.ernet.in